



FROMMER LAWRENCE & HAUG LLP

745 FIFTH AVENUE NEW YORK, NEW YORK 10151



WILLIAM S. FROMMER  
WILLIAM F. LAWRENCE  
EDGAR H. HAUG  
MATTHEW K. RYAN  
BARRY S. WHITE  
THOMAS J. KOWALSKI  
JOHN R. LANE  
DENNIS M. SMID \*  
DANIEL G. BROWN  
BARBARA Z. MORRISSEY  
STEVEN M. AMUNDSON

October 1, 1999

Assistant Commissioner for Patents  
Washington, D.C. 20231

Re: U.S. Patent Application  
Applicants: James Hedley WILKINSON, Stephen Charles OLDAY  
Our Ref.: 450110-02215

A. THOMAS S. SAFFORD  
MARILYN MATTHEW BROGAN  
JEROME ROSENSTOCK  
RAYMOND R. WITTEKIND, Ph.D.  
Of Counsel


Dear Sir:

Enclosed are papers constituting the above patent application which is being filed under 37 C.F.R. 1.53 without a signed Declaration. Please accord a filing date and a serial number to such application and inform the undersigned thereof so that a signed Declaration and the surcharge required by 37 C.F.R. 1.16(e) may be duly filed.

Please address all correspondence to:

William S. Frommer, Esq.  
FROMMER LAWRENCE & HAUG LLP  
745 Fifth Avenue  
New York, New York 10151

Respectfully,

  
Dennis M. Smid  
Reg. No. 34,930  
Attorney for Applicants  
Enclosures

10/01/99 J0714 U.S. PTO

10/01/99 09/410504 J0511 U.S. PTO

Patent Application Transmittal

(only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Correspondence Address:  
FROMMER LAWRENCE & HAUG LLP  
745 FIFTH AVENUE  
NEW YORK, NEW YORK 10151  
TEL: (212) 588-0800  
FAX: (212) 588-0500

Date: October 1, 1999  
Attorney Docket No.: 450110-02215

ASSISTANT COMMISSIONER FOR PATENTS  
Box Patent Application  
Washington, D.C. 20231

Sir:

With reference to the filing in the United States Patent and Trademark Office of an application for patent in the name(s) of:

James Hedley WILKINSON, Stephen Charles OLDAY

entitled:

DIGITAL SIGNAL PROCESSING AND SIGNAL FORMAT

The following are enclosed:

- ☒ Specification ( 26 pages)
- ☒ 7 Sheet(s) of Drawings
- ☒ 42 Claim(s) (including 4 independent claim(s))
- ☐ This application contains a multiple dependent claim

- ☒ Our check for \$ 1234.00, calculated on the basis of the claims as amended by any enclosed preliminary amendment as follows:

Basic Fee, \$760.00 (\$380.00)	\$ 760.00
Number of Claims in excess of 20 at \$18.00 (\$9.00) each: 22	396.00
Number of Independent Claims in excess of 3 at \$78.00 (\$39.00) each: 1	78.00
Multiple Dependent Claim Fee at \$260.00 (\$130.00)	-0-
Total Filing Fee	\$ 1234.00
Assignment Recording Fee \$40.00	-0-

- ☒ Oath or Declaration and Power of Attorney
  - ☒ New ☐ signed ☒ unsigned
  - ☐ Copy from a prior application (37 C.F.R. 1.63(d))

- ☒ Certified copy of each of the following application(s) to substantiate the claim(s) for priority made in the Declaration:

<u>Application No.</u>	<u>Filed</u>	<u>In</u>
9821518.9	2 October 1998	United Kingdom

Please charge any additional fees required for the filing of this application or credit any overpayment to Deposit Account No. 50-0320.

Respectfully submitted,

FROMMER LAWRENCE & HAUG LLP  
Attorneys for Applicants

By: Dennis M. Smid  
Dennis M. Smid  
Reg. No. 34,930

A

jc714 U.S. PTO

450110-02215

jc511 U.S. PTO  
09/410504

10/01/99

"Express Mail" mailing label number EL375189983US

Date of Deposit October 1, 1999

I hereby certify that this paper or fee, and a patent application and accompanying papers, are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and are addressed to the Assistant Commissioner for Patents, Washington, DC 20231.

Charles Jackson

(Typed or printed name of person mailing paper or fee)

Charles Jackson

(Signature of person mailing paper or fee)

09/410504 10/01/99

PATENT  
450110-02215

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

TITLE: DIGITAL SIGNAL PROCESSING AND SIGNAL  
FORMAT

INVENTORS: James Hedley WILKINSON, Stephen Charles  
OLDAY

William S. Frommer  
Registration No. 25,506  
Dennis M. Smid  
Registration No. 34,930  
FROMMER LAWRENCE & HAUG LLP  
745 Fifth Avenue  
New York, New York 10151  
Tel. (212) 588-0800

# DIGITAL SIGNAL PROCESSING AND SIGNAL FORMAT

## BACKGROUND OF THE INVENTION

### Field of the Invention

5           The present invention relates to signal processors and to a signal format. In particular the invention relates to a signal format, a signal encoder for encoding a signal according to the format, a corresponding decoder, and a signal transmission system including the encoder and decoder.

10           It is desired to transmit packetised signals such as MPEG 2 TS ( Transport Stream ) packets from one location or piece of equipment to another. It is known to transmit MPEG 2 TS packets via a DVB Asynchronous Serial Interface (ASI). DVB ASI is effective for the transmission of one transport stream from point to point such as between specific items of equipment but is otherwise relatively inflexible.

15           According to one aspect of the invention, there is provided a transmission system in which MPEG 2 TS packets are transmitted via an SDTI system.

20           Such a system provides greater flexibility than using DVB ASI. The SDTI (Serial Data Transport Interface ) is defined in SMPTE 305M. SDTI transmits packets in a signal structure comprising frames of television lines. Ancillary data is carried in the horizontal blanking area of lines and data is carried in a payload area of each line.

25           The payload area is in the active line interval. SDTI allows TS packets to be routed wherever SDI connections are available and also allows TS packets from more than one source to be transmitted. However, the carriage of TS packets over SDTI requires buffering to ensure that the packets are confined to the payload area of the SDTI and to allow multiple packets on each line for efficiency. The buffering process introduces

30           delay and jitter ( i.e. variation in the timing of the packets relative to each other ) to the packets but, for accurate decoding of an MPEG 2 signal, the packets of that signal must be provided to the MPEG decoder with accurate timing relative to one another to allow correct decoding. Whilst absolute delay of packets is not a problem because it affects all packets equally, there is a need to correct jitter at or before the MPEG decoder.

Whilst the foregoing discussion describes the technical problem faced by the present invention with reference to the transmission of MPEG 2 TS packets via SDTI, similar problems may occur in the transmission of other types of time sensitive packets over other data transmission systems.

5

#### SUMMARY OF THE INVENTION

According to another aspect of the invention, there is provided a digital signal comprising: data blocks, each data block including a header containing data relating to the block and at least one slot; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of information from a source; 10 a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the or each subsequent slot containing a subsequent packet of the information from the said source also containing timing information defining the timing of that packet relative to the reference time.

According to another aspect of the invention, there is provided an encoder for 15 encoding a digital signal comprising data blocks, each data block including a header containing data relating to the block and at least one slot; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of information from a source; a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the 20 or each subsequent slot containing a subsequent packet of the information from the said source also containing timing information defining the timing of that packet relative to the reference time, the encoder comprising a clock, and means for deriving from the clock a reference time defining the time of production of the said first packet and for providing the reference time information in the said first slot and for deriving 25 from the clock the said timing information defining the times of production of the subsequent packages and providing the timing information in the subsequent slots as the subsequent packets are produced.

According to a further aspect of the invention, there is provided a decoder for 30 decoding a digital signal comprising data blocks, each data block including a header containing data relating to the block and at least one slot; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of

information from a source; a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the or each subsequent slot containing a subsequent packet of the information from the said source also containing timing information defining the timing of that packet  
5 relative to the reference time, the decoder comprising a clock, means for detecting the timing information of the packets, means for initially setting the clock to the said reference time on detection of the said first packet, means for comparing the clock time with the said timing information of the subsequent packets, and means for outputting the packets at the times when the timing information of the packets equals the clock  
10 time.

By providing the timing information in the signal, the decoder is enabled to output the packets with jitter substantially reduced and preferably eliminated to allow correct decoding in for example a subsequent MPEG decoder if the packets are MPEG TS packets. Packet jitter can corrupt the decoding. The decoder compares the timing  
15 information of each packet with an internal clock set by the reference time of the first packet and outputs the packets to, for example, a buffer when the clock time equals the packet time thus at least reducing the jitter.

In an embodiment of the invention, the blocks are payload areas in the active line intervals of SDTI signals which have ancillary data including address data in the non-active areas of the lines.  
20

In an embodiment of the present invention as applied to SDTI, there is a fixed, integer, number of complete packets per SDTI line with padding (e.g. zeros) in any unused space. The slot lengths are thus fixed. The slots and packets on a particular SDTI line all have the same source and destination addresses and there is only one  
25 packet stream on that line.

In another embodiment of the present invention as applied to SDTI, the data blocks are variable length blocks which may occupy one or more lines. The slots within the variable length data blocks are variable length slots. Preferably, the slots are "T L D blocks" containing a Type field T containing data describing the type of data in  
30 the Data field D and a Length Field L defining the length of the data in the data field. Preferably the TLD blocks are of two types: metadata blocks; and data blocks. A

metadata TLD block precedes the data TLD block(s) containing the data described by the metadata. The TLD data blocks contain the reference time and timing information. The metadata TLD block preceding those blocks contains data identifying which of the blocks contains the reference time.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the invention will be apparent from the following detailed description of illustrative embodiments which is to be read in connection with the accompanying drawings, in which:

- Figure 1 is a schematic diagram of the payload area of an SDTI line;
- 10 Figures 2a to c are schematic diagrams of MPEG 2 TS packets;
- Figure 3 is a schematic diagram of an SDTI payload area divided into slots and having a format in accordance with an embodiment of the present invention;
- Figure 4 is a schematic diagram of the payload header structure;
- Figure 5 is a schematic diagram illustrating the correction of jitter in
- 15 accordance with an embodiment of the present invention;
- Figure 6 is a schematic block diagram of a system, in accordance with an embodiment of the invention for transmitting MPEG 2 TS packets over an SDTI system;
- Figure 7 is a schematic block diagram of an example of the timing data inserter
- 20 and of the timing corrector of the system of Figure 7;
- Figures 8 and 9 are schematic block diagrams of examples of the counters of Figure 7;
- Figure 10 is a schematic diagram of an SDTI variable block used in another embodiment of the invention;
- 25 Figure 11 is a schematic diagram of a TLD block used in the other embodiment of the invention;
- Figure 12 is a schematic diagram showing a hierarchy of SDTI variable blocks and TLD blocks used in the other embodiment of the invention; and
- Figure 13 is a schematic diagram of a TLD compound packet.

30

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS



For convenience, the Figures represent the data in parallel-format. In practice the data is transmitted in serial-format.

### Overview

#### 5      First Embodiments: SDTI-TS

The following description describes first examples of a novel signal format for carrying MPEG-2 Transport Stream packets over the SDTI (SMPTE 305M). MPEG 2 TS and SDTI are well known and will not be described herein in detail. The novel format is referred to herein as SDTI TS. SDTI uses television lines to carry data. The active line intervals are the pay load areas and contain the SDTI data blocks. The non-active intervals of the lines contain ancillary data including the source and destination addresses of the data in the active line intervals. In accordance with an embodiment of the present invention, to ensure efficiency of transfer, the pay load area of each line of SDTI-TS is filled to capacity as much as possible with whole, fixed length, slots containing the packets from one Transport Stream. The novel format includes all information necessary to recover Transport Stream packets with a low jitter level at the SDTI-TS decoder and has the flexibility to meet a number of design requirements.

### References

20      The following references, which are published standards, contain information relevant to the present invention.

- SMPTE 305M, Serial Data Transport Interface (SDTI).
- SMPTE RP 168, Definition of Vertical Interval Switching Point.
- ISO/IEC 13818-2: Information Technology - Generic Coding of Moving
- 25 Pictures and Associated Audio Information: Video, (MPEG-2).
- ISO/IEC 13818-2: Information Technology - Generic Coding of Moving
- Pictures and Associated Audio Information: Systems, (MPEG-2).

DVB: Interfaces for CATV/SMATV Headends and Similar Professional Equipment;

30      Asynchronous Serial Interface (ASI).

SMPTE 259M, 10-bit 4:2:2 Component and 4fsc NTSC Composite Digital Signals/Serial Interface.

SMPTE 291 M, Ancillary Data Packet and Space Formatting.

5    Background

          The currently established interface for the carriage of MPEG-2 Transport Stream (TS) packets is the DVB ASI which places packets within a small tolerance of the position required to ensure minimal impact on the decoder buffer. However, ASI cannot easily carry more than one TS, neither can ASI be supported by commonly  
10    available SDI based equipment. It is useful as a specialised point-to-point interface between specific items of equipment.

Illustrative examples of the present invention

          One aspect of the present invention proposes the carriage of MPEG2 TS  
15    packets over the SDTI. This allows a more general approach to connectivity by allowing TS packets to be routed wherever SDI connections are available. However, the carriage of TS packets over the SDTI requires buffering to ensure that packets are confined to the payload area of the SDTI and to allow multiple TS packets on each line for efficiency. The result of this buffering process is to introduce both a delay and  
20    jitter to the packet stream. The delay is not a problem which concerns the present invention. The examples of the present invention described herein allow the packet jitter to be reduced to insignificant levels. As a benchmark, the present embodiments allow a DVB-ASI input to be carried through SDTI-TS and decoded to create a new DVB-ASI signal with minimum additional jitter. The SDTI-TS can also operate  
25    directly from other interface points as required.

SDTI PARAMETERS

          SMPTE 305M specifies the SDTI for bit rates of 270Mbps and 360Mbps and examples of the invention may operate on both bit rates and at higher bit rates. The  
30    examples of SDTI-TS described herein use the fixed block size mode of the SDTI with one block per line. The format of each fixed length block is shown in Figure 1. The

block is either 1438 or 1918 bytes long including a ten bit SDTI-TYPE word as described hereinafter. The block typically includes an additional 2 bytes of error detection CRC for a total of 1440 or 1920 bytes as shown in Figure 1.

## 5    TYPE WORD

The SDTI data block has a block type word.

For 270Mbps SDTI, the Block Type value is "0lh" which specifies a block size of 1438 words per line (including the Type value).

For 360Mbps SDTI, the Block Type value is "09h" which specifies a block size  
10 of 1918 words per line (including the Type value).

The SDTI Data Type word has a suitable value: there is no assigned value at present.

The input format is 8 bit data entered into bits b7 -b0 of a 10 bit word. Bit b8  
15 of the 10 bit word is the even parity of bits b7-b0 and bit b9 is the complement of bit b8.

The optional FEC (Forward Error Correction) may be added to the block to give added data security. Whether FEC is added or not, bits b7 and b6 of the Block Type word are set according to SMPTE 305M.

The present examples of the invention do not use the Data Extension facility of  
20 SMPTE 305M. It is recommended to avoid use of the SDI switching lines as defined in SMPTE- RP 168

## MPEG-2 TRANSPORT STREAMS

As shown in Figure 2a, MPEG-2 TS (Transport Stream) packets are 188 bytes  
25 in length. As shown in Figure 2b if DVB Forward Error Correction (FEC) is added, then the packet length is 204 bytes. The MPEG-2 TS FEC is interleaved across packets and designed for correcting serious data loss through transmission errors which may be bursty. Whilst in extreme cases SDTI can create occasional errors, the MPEG-TS FEC is unsuitable for correcting SDTI errors due to the interleave length and this  
30 FEC will not exist if the packets carried are only 188 bytes in length. Consequently,

the SDTI-TS format of an embodiment of the invention includes an optional FEC to correct for any errors which may occur through the SDTI link.

#### PAYLOAD FORMAT

5           In accordance with the first embodiments of the invention, the MPEG-2 TS packets are wholly contained in an SDTI fixed block placed in a TS Payload format an example of which is described as follows with reference to Figure 3. The illustrative TS Payload format has a 2 layer structure as indicated in Figure 3. The payload has a TS Payload header defining parameters which apply to the whole payload line, and a  
10   fixed number of TS Slots into which the MPEG2 TS packets are placed. Each TS Slot has a slot header which defines parameters associated with the TS packet in the slot, followed by the TS packet itself and terminated by an optional SDTI RS-FEC of 6 bytes.

#### 15   TS Payload Structure

The SDTI Type word of the TS Payload is the type word at the left hand side of figure 1. The bit assignments of the Slot Count, Channel Handle and Continuity Count words are shown in Figure 4.

#### 20   TS Payload Slot Count

The Slot Count is an 8 bit word which defines the number of TS Slots for this Payload line. The number of TS Slots has a lower value of 1 and an upper value defined by the payload length. In the case of 270Mbps SDTI, the maximum number of TS Slots is 6. In the case of 360Mbps SDTI, the maximum number of TS Slots is 8.  
25   Higher SDTI rates can support appropriately higher numbers of TS Slots in the payload area. In the present embodiments of the invention, data space between the last TS Payload Slot and the SDTI CRC words is not used for any other purpose or application. Lower values of payload slot count tend to reduce the codec delay. Further information on this topic is given herein below.

30

#### TS Payload Channel Handle

5 The Channel Handle is a 16 bit word organised as two 8 bit words with the most significant word first. This word is used to distinguish between TS Payload lines having the same SDTI source and destination header addresses but representing different channels of TS transmission. In the present embodiments the Channel Handle value is set to "0000h" but other values may be chosen.

#### TS Payload Continuity Count

10 The "Continuity Count" is a modulo 65536 count which increments by 1 for every TS Payload line having the same SDTI Source and Destination addresses and the same Channel Handle value. The purpose of this count is to provide detection of signal path switching.

#### TS Slot Structure

15 In the present embodiments every TS Slot is 216 words in length and TS Slots are arranged in continuous order immediately following the TS payload header.

A TS Slot contains information in the following sequence:

- a TS Slot header of 2 word length,
- a coarse count value of 2 words in length clocked at 2.25MHz,
- a fine count which is one word in length clocked at a multiple of 2.25MHz.
- 20 a 188 byte TS Packet,
- a 16 byte space for the optional MPEG-2 TS FEC,
- a 6 byte space for the optional SDTI-TS FEC and
- a 2 byte null data space.

#### 25 TS Slot Header

The TS Slot header is an 8 bit word with bits b7-b0 defined as follows:

Bit b7 defines whether the TS Slot has an active SDTI FEC.

b7 is "0" if the SDTI FEC is not active and is " 1 " if the SDTI FEC is active.

Bits b6-b3 are reserved but not defined.

30 Bit b2 is a TS discontinuity flag. If the TS packet in this TS slot is not related to the previous TS packet, the b2 is set to "1", else it is set to "0". A discontinuous

TS packet (i.e. b2='1') also indicates that this is the first packet in a new TS packet sequence.

Bits b1 and b0 form a code which define the TS packet type as follows:

	b1	b2	TS Type
	0	0	188 byte TS packet with no 16 byte FEC.
	0	1	Reserved but not defined.
5	1	0	204 byte TS packet with an inactive 16 byte FEC
	1	1	204 byte TS packet with an active 16 byte FEC.

### TS Slot Coarse Count

10 The coarse count value is derived from a modulo 65536 counter clocked at 2.25MHz at the SDTI-TS encoding point and defines the coarse timing of the TS packet for the decoder to be able to output the TS packet at the correct time relative to the previous TS packet. This coarse timing is used in conjunction with the next word, the TS Slot sub count which contains a fine timing derived from a clock at an integer multiple of 2.25MHz to provide a clock with a reference timing close to that of the TS

15 Program Clock Reference (PCR). The coarse and fine timing are preferably derived from the same master clock which is for example the PRC clock operating at 27 MHz.

It is not required for the 2.25MHz counter to match the period of the PCR of 27 hours. The 2.25MHz counter only needs a sufficient cycle period guaranteed to be longer than the maximum period between TS packets. The 2.25MHz cycle period is

20 approximately 30msecs. The 2.25MHz counter increments by 1 for every 12 increments of the PCR.

### TS Slot Sub Count

In the case of 270Mbps SDTI, the sub count is clocked by a 27MHz clock

25 (which is at the same rate as the PCR) and counts over the range 0 to 11. In the case of 360Mbps SDTI, the sub count is clocked by a 36MHz clock (which is at a higher rate than the PCR) and counts over the range 0 to 15. The number of bits available for the Sub Count value allows SDI word (parallel) clock rates up to 576MHz. How the TS Slot counts can be used for output timing control is described herein later.

30

### TS Packet Data

The 204 byte space for the TS packet is a fixed allocation. The contents of this space are filled with 188 byte or 204 byte TS packet data as defined by bits b1 and b0 of the TS slot header word. In the cases of 188 byte TS packets and of 204 byte TS packets with inactive TS FEC, the 16 byte TS FEC space is null filled.

5

#### TS Slot RS FEC

The FEC is applied over the 214 bytes of the TS slot from the 2.25MHz count word to the last word of the FEC. If the TS slot header word FEC valid bit (b7) is set to "0", then all 6 words of the FEC are set to "00h". The FEC is a Reed-Solomon, R-S(214, 208, T=3) shortened code from the original R-S(255, 249, T=3) code.

10

The R-S code generator polynomial is:

$$R - S(x) = (x \oplus \alpha^0).(x \oplus \alpha^1).(x \oplus \alpha^2).(x \oplus \alpha^3).(x \oplus \alpha^4).(x \oplus \alpha^5)$$

15

where  $\alpha$  is defined by Galois Field GF(256) generator polynomial:

$$GF(x) = x^8 \oplus x^4 \oplus x^3 \oplus x^2 \oplus 1.$$

#### TS Slot Null Space

20

The TS slot ends with 2 words of zero filled null space.

#### USING THE TS SLOT TIMING DATA

25

Figure 5 illustrates the SDTI-TS coding process from the MPEG-2 TS packet stream input to output through the SDTI-TS format. The combination of the TS Slot 2.25MHz count and the sub count values defines a count value with a resolution at least as high as the PCR and with a period before repetition of approximately 30msecs. On reception of the first TS packet in a sequence, the decoder may output the packet whenever it is ready and, at the same time, sets an internal counter running at the SDTI word rate (27/36MHz) to the TS slot count value. This counter counts in the same



manner as defined for the 2.25MHz count and sub count. Thereafter, for all remaining packets, the decoder outputs a packet when the decoder counter equals the counter stored in the TS slot count thus guaranteeing the integrity of the output TS packet timing. In the case of 270Mbps SDTI, the count value clocks at the same rate as the TS packet PCR and should result in no timing jitter. In the case of 360Mbps SDTI, the count increments by 4 for every 3 increments of the TS packet PCR, therefore, resulting in plus or minus 1 PCR clock jitter. This value is well within the MPEG-2 defined limits.

## 10 SYSTEM DELAY CONSIDERATIONS

The payload area of each SDTI line is packed with as many complete slots and thus TS packets as possible. In the present embodiments the slots are of fixed length and the SDTI payload area contains only complete slots. Spare space in a payload area is filled with zeros. This ensures that the waste of SDTI lines is minimised and thus the maximum number of lines are available for the transfer of other data. The following examples are based on 270Mbps SDTI-TS. At a bit rate of 4Mbps, approximately 15 lines per frame (525/30) are used for the carriage of MPEG-2 TS packets and the codec delay is just over 2msec. At a bit rate of 50Mbps, approximately 185 lines per frame (525/30) are used for the carriage of MPEG-2 TS packets and the codec delay is thus reduced to around 200usec. To a first approximation, the codec delay is inversely proportional to the bit rate. Thus at low bit rates, delay can only be reduced by reducing the number of TS packets per line and thus occupying proportionately more SDTI lines. If the 4Mbps example above occupied only 1 TS packet per line, then the delay would be reduced to approximately 400 usec.

25

### Example of an SDTI TS system

Referring to Figure 6 there is shown an example of an SDTI TS system. The system comprises a data source 1. The data source I includes an MPEG2 encoder 2 which is known and which produces known MPEG 2 TS packets. The packets may or may not include the FEC data, as shown in Figures 2a to 2c. The packets are outputted from the MPEG encoder with the correct relative timing: i.e. they are relatively jitter-

free. A timing data inserter 4 of the source 1 (and described in more detail with reference to Figures 7 and 8) inserts the coarse and fine timing data into a header. The timing data defines the correct timing of the packets relative to a reference time. The MPEG2 TS packets with the timing data are fed to the SDTI 6. The SDTI 6 also  
5 receives packets and other data from other sources 3 and 5. The other sources may or may not be the same as source 1. The SDTI routes the data from the sources 1, 3 and 5 in known manner to respective corresponding destinations 11, 13 and 15. For that purpose one SDTI line has a source address and a destination address in its ancillary data and carries only data from the addressed source to the addressed destination. As  
10 described above the MPEG2 TS packets are buffered in the SDTI so that they incur jitter. At the destination 11 the packets from source 1 are subject to timing correction in corrector 8 before delivery to an MPEG decoder with the correct timing. An example of the corrector 8 is described with reference to Figure 7.

The SDTI assembles the MPEG2 TS packets into the slots shown in Figure 3  
15 adding the slot header data to the timing data and adding the block header data, as also shown in Figure 3, to the block. The SDTI also adds the 6 byte FEC, the zeros for the null space and the optional SDTI CRC. The SDTI also determines when a packet is the first packet of a new packet sequence and sets the bit b2 of the TS discontinuity flag to '1'.

Referring to Figure 7, an example of the timing data inserter comprises a  
20 27MHz clock 40 which clocks a counter 42 to produce the timing data. The clock 40 is derived from the SDTI clock. An example of the counter is shown in Figure 8. The counter comprises a Modulo 12 counter 80 clocked at 27MHz which produces the fine timing data and which produces a 2.25MHz clock for clocking a Modulo 65536  
25 counter 82 which produces the coarse timing data. The counters 80 and 82 are free running. A latch 44 temporarily stores the fine and coarse counts. Upon receiving a packet start signal it feeds the current counts to a multiplexer 46 which inserts the timing data into the bit stream at the start of the packet. The first packet of a packet sequence is allotted whatever arbitrary time is indicated by the counter 42 at the  
30 moment of its production. That time is a reference time for the subsequent packets of

the sequence. The coarse counter 82 sequences through its counts with period of  $65536/(2.25 \times 10^6)$  seconds or about 30 ms.

At the destination, an example of the corrector 8 comprises a demultiplexer 84 which detects the slot header and determines therefrom whether a packet is the first in a sequence as indicated by the discontinuity flag (b2=1) and the fine and coarse timing data. The demultiplexer separates the MPEG2 TS packet from the slot header and feeds the packet to a FIFO buffer 96. The FIFO buffer 96 stores one SDTI block of packets. The packets are on average clocked into and out of the FIFO at the same rate e.g. 270 M bits per second as they are originally produced at the source 1. However, the packets may be input irregularly but are output continuously with correct timing. The demultiplexer feeds the timing data to a comparator 88 via another FIFO 86 and directly to a gate 94. If the packet is a first packet, the discontinuity flag b2= 1 enables the gate 94 to load the timing data, which represents the reference time, into the counter 90, thereby setting the counter to the reference time.

The counter 90 an example of which is shown in Figure 9 comprises a modulo 12 counter 921 and a modulo 65536 counter 941 arranged identically to the corresponding counter 80 and 82 of Figure 8 and counting a 27MHz clock provided by the SDTI. The clock provided by the SDTI is synchronous in known manner with the source clock 40. The counters 921 and 941 differ from the counters 80 and 82 in that they can be preloaded with the reference count. Once loaded the counters 921 and 941 are free- running in the same way as the counters 80 and 82 and are thus in delayed synchronism with them. The comparator 88 compares the timing data from the demultiplexer with the timing data from the counter 90. When the compared timing data are equal, the comparator enables the FIFO 96 to output a packet with the correct timing.

The packets and the timing data are separated by the demultiplexer 84 and fed into the FIFOs 86 and 96. The FIFOs contain corresponding sequences of packets and timing data. As the packets are moved through the FIFO 96 to its output, so are the corresponding timing data moved through the FIFO 86 to maintain correspondence with the packets in the FIFO 96. After each item of timing data reaches the output of the FIFO 86 that item is cleared from the FIFO. Each item of timing data at the output

of the FIFO 86 is compared with the count in the counter 90 and when the count represented by the timing data equals the count in the counter, a read out enable signal causes the FIFO 96 to start reading out the corresponding packet which accordingly has the correct timing. The enable signal also clears the timing data from the output of the  
5 FIFO 86 and moves the next item of timing data to the output to be compared with the count in the counter 90.

### Second Embodiments: SDTI-PF

Figures 1 to 4 describes a signal format referred to herein as STD1-TS which  
10 uses the fixed block size mode of the SDT1 will one block per line. That signal format is described in the context of transporting MPEG 2 bit streams using the SDTI. The following description describes another version of the signal format referred to herein as SDTI-PF. This format SDTI-PF allows MPEG2-TS packets to be transported and also allows for other kinds of packet to be carried over the SDTI, with or without  
15 buffering to reduce packet jitter. Such packets may be ATM cells and packets based on the Unidirectional Internet Protocol (Uni-IP).

This embodiment provides several features for the carriage of packet streams such as:

- A high packing density.
- 20 A flexible arrangement of data packet types and associated packet metadata.
- Carriage of multiple channels of multiple data packet types.
- Provision for a powerful Forward Error Correction (FEC) specification.
- The ability to reproduce accurate data packet output timing.
- The ability to add embedded user information.
- 25 The control information associated with data packets can be used to:
  - Provide a continuity counter to detect SDI switching.
  - Provide a channel 'handle' for transfers of multiple channels of data packets between the same source and destination addresses.
  - Define the position of a data packet in a stream.

30

### SDTI PARAMETERS

SMPTE 305M specifies the SDTI for bit rates of 270Mbps and 360Mbps and this embodiment may operate on either 270Mbps only, or on both bit rates according to the equipment specification. The SDTI-PF uses the Variable Block mode of SDTI as shown in figure 10. The 'Separator' and 'End Code' words are special 10 bit values  
5 defined in SMPTE 305M. All data in the space between the 'Separator' and 'End Codes' are 10 bit words where

the data comprises 8 bits entered into bits b0 to b7 of the 10 bit word,  
bit b8 is set to even parity of bits b0 to b7, and  
bit b9 is set to be odd parity.

10 The 'Block Type' word of the SDTI header is set to Variable Block mode according to SMPTE 305M.

The SDTI Data Type word is set to the value '11h' indicating the Data packet Format (PF) variable block payload.

This embodiment does not use the Data Extension facility of SMPTE 305M.

#### 15 SDTI LINE AND ADDRESS NUMBERS

Since the data in each SDTI variable block may continue through as many lines as necessary until the block end, it is necessary that the SDTI header line numbers are contiguous. It is also necessary that the SDTI header source and destination address values are constant throughout the transmission of all lines associated with any one  
20 SDTI variable block.

#### SDTI SWITCHING

The arbitrary switching of SDTI data streams, although at the picture frame boundary, may affect the ability to successfully decode the contents of data packets without the use of special processing equipment to mitigate the switching effects. The  
25 lines affected by a picture switch are defined in SMPTE RP168. It is recommended to avoid the use of the lines defined by SMPTE RP168 together with the lines immediately prior to and following the switch line where transient conditions may occur. A continuity count can be provided to indicate variable blocks affected by a  
30 switch.

## TLD BLOCK STRUCTURE

The Data Block area of each variable block is filled with one or more blocks defined by a Type, Length and Data (TLD) construct as shown in figure 11.

The three components of the TLD construct are:

- 5      Type: the type of data contained in the 'value' area as a local 1 -byte label,
- Length: the length of the value, and
- Data: the data as defined by the Type.

'Type' is a single byte which identifies the type of data carried in the TLD block. The Type value may identify either one kind of TLD packet (such as an MPEG-  
10    2 TS packet) or one kind of TLD metadata.

When a TLD metadata block is received, the metadata contained in the value area applies to all subsequent TLD packet blocks until either the end of the SDTI variable block or until a new TLD metadata construct of the same type is received. The data from a TLD metadata block does not carry any significance cross SDTI  
15    variable blocks, so each new variable block carries a new set of TLD metadata as needed.

Figure 12 illustrates a hierarchy of SDTI variable blocks and TLD blocks according to an embodiment of the present invention. As shown in figure 12 the data block area of each SDTI 'Variable Block' is wholly filled with TLD blocks. There is  
20    no padding either at the start of the SDTI 'Data Block', or between TLD blocks or between the end of the last TLD block and the SDTI 'End Code'.

## TLD TYPE

The TLD Type is a 1 byte word used to identify the type of data in the TLD  
25    block.

The following rules apply to the assignment of Type values:

A Type value of '00h' is not used.

Type values in the range '01h' to '0Fh' are used to identify TLD metadata blocks.

Type values in the range from '10h' to 'FFh' use only the most significant 4 bits of the Type word to identify TLD packet types. Thus only 15 of these TLD types can be identified.

5 The least significant 4 bits of Type words with a value greater than '0Fh' are as follows:

Bit b3 is used to identify the presence of an FEC at the end of the TLD data area. If b3 = '1' then the FEC is present, else the FEC is not present and no space is allocated.

10 Bit b2 is used to identify if the data contains an embedded counter. If b2 = '1', then the embedded counter is present, else the embedded counter is not present and no space is allocated.

Bits b1 and b0 form a binary value in the range 0 to 3.

If the value = '3', then 6 user bytes are contained at the head of the TLD data area.

15 If the value = '2', then 4 user bytes are contained at the head of the TLD data area.

If the value = '1', then 2 user bytes are contained at the head of the TLD data area.

20 If the value = '0', then no user bytes are contained at the head of the TLD data area.

#### TLD LENGTH

The Length of a TLD block specifies the length of the TLD Data. Thus the Length value can be used to skip to the next TLD block if needed.

25 The TLD Length is a variable length word defined as follows:

If the value of the first byte lies in the range '00h' to 'FEh', then the length is given by the value of the first byte.

If the value of the first byte is equal to 'FFh' then the Length value is contained in the 2 bytes which immediately follow.

30 Thus TLD constructs with data blocks having a length of greater than 254 bytes result in a length of 3 bytes of which the first byte is equal to the value of 'FFh' and the

next two bytes contain a Length whose value may range from '0000h to 'FFFEh'. The 2-byte Length value of 'FFFFh' is reserved for future possible expansion.

### TLD BLOCK

5 TLD blocks defined by a Type value up to '0Fh' contain metadata of a format defined in the Metadata Definitions below.

TLD blocks defined by a Type value above '0Fh' contain data packets as defined in the Packet Definitions below.

A Data packet may be formed from the following components:

10 User data of length 0, 2, 4 or 6 bytes. The length of the user data is defined by bits b0 and b1 of the Type word;

A Minor Count value in combination with a Major Count value giving 3 bytes which can be used to re-time the data packets at the decoder output with negligible jitter; and

15 A Reed-Solomon Forward Error Correction (RS-FEC) of 6 bytes length.

The TLD packet is shown in figure 13. At its simplest level, a data packet with a TLD Type identifier which has the 4 LSBs set to '0' becomes a simple data packet containing only the packet data and no extra components.

### 20 USER DATA AREA

User data space is defined in increments of 2 bytes allowing 0, 2, 4 or 6 bytes of User Data area. The contents of the User Data area are private data and not defined herein.

### 25 PACKET TIMING COUNTER

The combination of Major and Minor Count values forms the Packet Timing counter with integer and fractional parts defined by the Major and Minor Count words respectively. The Packet Timing counter defines the timing of the start of each packet for a decoder to be able to output the packet at the correct time relative to the first packet in any stream. The Packet Timing counter can provide output packet start positions timings which are as accurate as the SDTI clock period.

30



The packet timing counter has a cycle period of approximately 30msecs. The maximum period between packets is less than the packet timing counter cycle period to guarantee correct operation.

5 The description of figures 5 to 9 describes how the Packet Timing counter can be used for accurate output timing control.

#### MINOR COUNT

The minor count corresponds to the fine slot sub count described hereinabove.

10 The 8-bit Minor Count word is a value sampled from a counter clocked by the SDTI word clock. Bits c0 to c7 of the Minor Count word are used for the minor count value. Bit c0 is the least significant bit of the minor count value.

In the case of 270Mbps SDTI, the minor count value is loaded from a counter clocked by a 27MHz clock (which is at the same rate as the MPEG-2 TS PCR) and counting over the range 0 to 11 to create a 2.25MHz clock period.

15 In the case of 360Mbps SDTI, the minor count value is loaded from a counter clocked by a 36MHz clock (which is at a higher rate than the MPEG-2 TS PCR) and counts over the range 0 to 15 to create a 2.25MHz clock period.

The number of bits available in the Minor Count word allows SDTI word clock rates up to 576Mhz.

20

#### MAJOR COUNT

The major count corresponds to the coarse count described hereinabove. The 16-bit Major Count word is a value sampled from a modulo 65536 counter clocked by the 2.25MHz clock. The Major Count value is formed from bits C0 to C15 as shown  
25 in figure 4 representing, respectively, the LSB to the MSB of the count value.

#### R-S FEC

Where provided, the R-S FEC provides correction for the whole TLD structure content from the TLD Type word to the last R-S FEC word. The R-S FEC is not  
30 interleaved over multiple TLD packets. In this embodiment, the error correction is

defined as a Reed-Solomon R-S (L, L-6, T=3). Where L<255, then the RS-FEC is a shortened code from the original R-S (255, 249, T=3) code.

The R-S code generator polynomial is:

5 
$$R - S(x) = (x \oplus \alpha^0).(x \oplus \alpha^1).(x \oplus \alpha^2).(x \oplus \alpha^3).(x \oplus \alpha^4).(x \oplus \alpha^5)$$

where  $\alpha$  is defined by Galois Field GF(256) generator polynomial:

$$GF(x) = x^8 \oplus x^4 \oplus x^3 \oplus x^2 \oplus 1.$$

10 Note that although the encoder provides the capability of correcting 3 errors, a decoder may choose to correct only 1 or 2 errors to preserve residual error detection performance.

Note also that the RS-FEC can only be applied to TLD structures of 255 bytes or less. Thus a TLD length value of greater than 253 will exceed the RS-FEC limit and  
15 thus is not applied.

### TLD BLOCK DEFINITIONS

The following list of definitions is that currently preferred. Extensions to this list may be made.

20 Each TLD, (Type, Length, Data, also referred to as Key, Length, Value) metadata definition has both a local identifier defined by the 'Type' value and a global identifier which defines the place of the metadata item in the SMPTE Dynamic Metadata Dictionary. Both identifiers are referencing *the same* metadata specification. The reason for the shortened Type value is for ease of parsing the data at the high  
25 speeds used by the SDTI transport. There is also a gain in packing density and hence simplified storage requirements on high speed silicon. But it should be noted that any metadata item specified in this document may be expanded to define the full K-L-V construct on which the Metadata Dictionary is based. This fully expanded K-L-V (key,

length, value) construct may then be used as a basis for the common interchange of metadata items between different applications.

#### METADATA DEFINITIONS

##### 5      CONTINUITY COUNT

Local Type value '01h'

The Continuity Count is a 16 bit, modulo 65536 value which increments by 1 for every SDTI-PF variable block having the same SDTI Source and Destination addresses. The purpose of this count is to provide detection of signal path switching.

10      The bit significance is LSB first. Thus the LSB lies at bit b0 of the first byte and the MSB lies at bit b7 of the second byte.

#### CHANNEL HANDLE

Local Type value = '02h'

15      Length = 2 bytes.

The Slot Handle is a 2 byte word which is used to distinguish between packets within a SDTI-PF variable block having the same SDTI source and destination header addresses but representing different packet channels. A Slot Handle is set to zero where all packets associated with the same SDTI Source and Destination Addresses are from a single channel. Where 2 or more channels of packet streams are multiplexed onto SDTI-PF variable blocks, the Slot Handle values for each channel is non-zero. The number of multiplexed channels is limited to 65535.

If the Channel Handle metadata is not present in SDTI-PF variable block, then the TLD blocks are considered to be from one channel.

25

#### STREAM POSITION INDICATOR

Local Type value '03h'

Length = 1 byte.

The packet stream position indicator is used to identify the position of the following TLD packet in a stream.

30

Bits b2 to b0 define the position of the following TLD packet in a stream of packets. These 3 bits identify 8 stream states as follows:

0 = the TLD packet position in a stream is undefined.

1 = the TLD block contains a stream head packet which is any packet which precedes the stream start packet (e.g. pre-roll packets)

2 = the TLD block contains a stream start packet which is the first packet of a stream.

3 = the TLD block contains a mid-stream packet which is any packet between the stream start and stream end packets.

4 = the TLD block contains a stream end packet which is the last packet of a stream.

5 = the TLD block contains a stream tail packet which is any packet which follows the stream end packet (e.g. post-roll packets).

6 = the TLD block contains both a stream start packet and a stream end packet signifying a stream of length 1.

7 = reserved but undefined.

Bits b7 to b3 are reserved but undefined.

#### TLD PACKET DEFINITIONS

The following packet types are defined only by the local TLD Type Word.

#### MPEG-2 TRANSPORT STREAMS

Type value = '8xh'

Length = variable depending on the presence and type of embedded FEC together with the presence of User, Count and FEC components.

MPEG-2 Transport Stream (MPEG-2 TS) packets are 188 bytes in length. If Forward Error Correction (FEC) has been added, then the packet length is increased to 204 bytes for DVB emission and 208 bytes for ATSC emission. The MPEG-2 TS FEC may be interleaved across packets and is designed for high levels of data loss through transmission systems which may introduce error bursts. Whilst in extreme cases SDTI can create occasional errors, the MPEG-2 TS FEC is unsuitable for correcting SDTI errors due to the interleave length and this FEC will not exist if the packets carried are

only 188 bytes in length. Consequently, the SDTI-PF format includes an optional non-interleaved FEC to correct for any errors which may occur through the SDTI link.

Figures 2a to 2cd illustrate MPEG-TS packets with different FEC capabilities.

It is permissible for SDTI-PF TS blocks to use all three services, User data, Re-  
5 timing and RS-FEC as needed.

#### SDTI-CP TRANSMISSION PACKETS

Type value = '9xh'

Length = variable depending on the presence of User, Count and FEC  
10 components.

SDTI-CP Transmission packets adopt a packet structure based on 188 byte MPEG-2 Transport Stream packets and are managed in an identical manner.

#### UNIDIRECTIONAL INTERNET PROTOCOL PACKETS (UNI-IP)

15 Type value = 'Axh'

Length = variable up to 65535 bytes.

Because Uni-IP packets can have a length in excess of that capable of being handled by the RS-FEC, Uni-IP packets would not normally be able to use FEC. However, if the Uni-IP packets are constrained by the source device to be less than the  
20 limit set for correct FEC operation, then it may be used with success on only those packets which are below 254 bytes in length. Users should also be cautioned that some RS decoders rely on a fixed packet length in order to operate correctly in a pipelined operation. So Uni-IP packets with fluctuating packet lengths may cause decoder problems if the RS-FEC is active.

25

#### ATM Cells

Type value = 'Bxh'

Length = 53 bytes.

ATM cells have a fixed length of 53 bytes to which the User, Count and FEC  
30 may be added as needed.

Although illustrative embodiments of the invention have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to these precise embodiments, and that various changes and  
5 modifications can be effected therein by one skilled in the art without departing from the scope and spirit of the invention as defined by the appended claims.

WE CLAIM:

1. An encoder for encoding a digital signal comprising data blocks, each data block including a header containing data relating to the block and a plurality of slots; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of information from a source; a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the or each subsequent slot containing a subsequent packet of the information from the said source also containing timing information defining the timing of that packet relative to the reference time the encoder comprising a clock, and means for deriving from the clock a reference time defining the time of production of the said first packet and for providing the reference time information in the said first slot and for deriving from the clock the said timing information defining the times of production of the subsequent packages and providing the timing information in the subsequent slots as the subsequent packages are produced.

2. An encoder according to claim 1, wherein the timing information comprises coarse and fine timing information.

3. An encoder according to claim 2, wherein the clock comprises an input for receiving a clock signal, a modulo n counter which counts the clock signal and divides the clock signal frequency by n to produce the fine time information and a modulo m counter which counts the frequency divided clock signal produced by the modulo n counter, to produce the coarse time information, wherein m is much greater than n.

4. An encoding according to claim 3, wherein the clock signal frequency is  $2.25n$  Mhz, where n is an integer.





7. An encoder according to claim 1, comprising a multiplexer for inserting the time information in the slots.

8. An encoder according to claim 1, further comprising means for inserting into the slot header a flag indicating whether the slot contains a said first packet.

9. An encoder according to claim 1, wherein the said dat blocks are variable length blocks.

10. An encoder according to claim 9, wherein the said slots are variable length slots.

11. An encoder according to claim 10, wherein the variable length slots comprise slots containing metadata and slots containing data described by the metadata.

12. An encoder according to claim 11, wherein a metadata slot precedes the data slots containing the data described by the metadata in the metadata slot.

13. An encoder according to claim 12, wherein the metadata slot contains metadata identifying a succeeding slot which contains a said first packet.

14. An encoder according to claim 11, wherein the variable length slots comprise a data field, a Type field containing data describing the type of data in the Data field and a Length Field defining the length of the data in the data field.

15. An SDTI system including an encoder according to claim 1.

16. A decoder for decoding a digital signal comprising data blocks, each data block including a header containing data relating to the block and a plurality of

slots; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of information from a source; a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the or each subsequent slot containing a  
5 subsequent packet of the information from the said source also containing timing information defining the timing of that packet relative to the reference time the decoder comprising a clock, means for detecting the timing information of the packets, means for initially setting the clock to the said reference time on detection of the said first packet, means for comparing the clock time with the said timing information of the  
10 subsequent packets, and means for outputting the packets at the times when the timing information of the packets equals the clock time.

17. A decoder according to claim 16, wherein the timing information comprises coarse and fine timing information.

18. A decoder according to claim 17, wherein the clock comprises an input for receiving a clock signal, a modulo n counter which counts the clock signal and divides the clock signal frequency by n to produce the fine time information and a  
15 modulo m counter which counts the frequency divided clock signal produced by the modulo n counter, to produce the coarse time information, wherein m is much greater than n.

19. A decoder according to claim 18, wherein the clock frequency is 2.25MHz, wherein n is an integer.

20. A decoder according to claim 19, wherein the clock signal frequency is 27MHz, n is 12 and m is 65536.

21. A decoder according to claim 19, wherein the clock signal frequency is  
30 36MHz, n is 16 and m is 65536.

22. A decoder according to claim 16, for use with a signal the slot header of which contains a flag indicating whether the slot contains a said first packet, the decoder comprising a demultiplexer for separating the flag and the packet, and means responsive to the flag for setting the clock to the reference time if the flag indicates a first packet.

23. A decoder according to claim 16, wherein the outputting means comprises a FIFO buffer.

24. A transmission system in which MPEG 2 TS packets are transmitted via an SDTI system.

25. A digital signal comprising: data blocks, each data block including a header containing data relating to the block and at least one slot ; each slot having a slot header relating to the slot and a data packet; the data packets containing successive parts of information from a source; a first slot which contains a first packet containing a first part of the said information from the source also containing a reference time; and the or each subsequent slot containing a subsequent packets of the information from the said source also containing timing information defining the timing of that packet relative to the reference time.

26. A signal according to claim 25, wherein the timing information comprises coarse timing information and fine timing information.

27. A signal according to claim 26, wherein the coarse and fine timing information are represented by separate words in the slot header.

28. A signal according to claim 25, wherein the slot header includes data indicating whether or not the packet is a first packet.

29. A signal according to claim 25, wherein the slot header includes data indicating packet type.

30. A signal according to claim 29, wherein the data indicating packet type indicates one or both of (i) packet length; and (ii) whether the packet includes active error correction data.

31. A signal according to claim 30, wherein each packet includes error correction data.

32. A signal according to claim 31, wherein the slot header includes data indicating whether or not the slot contains error correction data.

33. A signal according to claim 32, wherein each slot contains error correction data.

34. A signal according to claim 25, wherein the slots of each block are of fixed length and have predetermined positions in the block.

35. A signal according to claim 25, wherein the said data blocks are variable length blocks.

36. A signal according to claim 35, wherein the said slots are variable length slots.

37. A signal according to claim 36, wherein the variable length slots comprise slots containing metadata and slots containing data described by the metadata.

38. A signal according to claim 37, wherein a metadata slot precedes the data slots containing the data described by the metadata in the metadata slot.

39. A signal according to claim 38, wherein the metadata slot contains metadata identifying a succeeding slot which contains a said first packet.

5 40. A signal according to claim 36, wherein the variable length slots comprise a data field, a Type field containing data describing the type of data in the Data field and a Length Field defining the length of the data in the data field.

10 41. A signal according to claim 25, wherein the blocks and block headers conform to SDTI.

42. A signal according to claim 35, wherein the said packets are MPEG 2 TS packets or ATM cells or Internet Protocol Packets.

## ABSTRACT OF THE DISCLOSURE


### DIGITAL SIGNAL PROCESSING AND SIGNAL FORMAT

5 A digital signal comprises. data blocks, each data block including a header  
containing data relating to the block and a plurality of slots. Each slot has a slot header  
relating to the slot and a data packet. The data packets contain successive parts of  
information from a source. A first slot contains a first packet containing a first part of  
the said information from the source also contains a reference time. The or each  
subsequent slot contains a subsequent packet of the information from the said source  
10 also timing information defining the timing of that packet relative to the reference  
time.


An encoder which encodes such a signal is provided. The corresponding  
decoder is enabled to correctly output the packets to allow correct decoding. Absolute  
delay of the packets has no effect on decoding. Jitter ( i.e. variation in the timing of  
15 the packets relative to each other) may corrupt the decoding. The decoder compares  
the timing information of each packet with an internal clock set by the reference time  
of the first packet and outputs the packets when the clock time equals the packet time  
thus at least reducing the jitter.

The data blocks may be SDTI fixed length blocks and in a transmission system  
20 the packets are MPEG 2 TS packets, which are transmitted via an SDTI system. The  
data blocks may be SDTI variable length blocks and the packets may be MPEG2 TS  
packets, ATM cells or Internet Protocol packets.


25 (Figure 3)




**Fig. 1** : Format of the SDTI-TS Fixed Block



**Fig. 2a** : MPEG-2 Transport Stream Packet



**Fig. 2b** : MPEG-2 Transport Stream Packet with Active 16 bytes FEC



**Fig. 2c** : MPEG-2 Transport Stream Packet with Null FEC Space






Fig. 3 : TS Payload Structure





**Fig. 4** : Payload Header Structure



**Fig. 5** : SDTI-TS Timing Reconstruction




Fig. 6




Fig. 9




Fig. 8








Fig. 7




**Fig. 10** : Format of the SDTI Variable Block



**Fig. 11** : TLD Block



**Fig. 12** : Hierarchy of SDTI Variable Blocks and TLD Blocks



**Fig. 13** : TLD Compound Packet  
With All Components

**DECLARATION FOR PATENT APPLICATION (JOINT OR SOLE)**

**(Under 37 CFR § 1.63; with Power of Attorney)**

**FROMMER LAWRENCE & HAUG LLP**

FLH File No. 450110-02215

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,  
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention ENTITLED:

**DIGITAL SIGNAL PROCESSING AND SIGNAL FORMAT**

the specification of which

X is attached hereto.

\_\_\_\_\_ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_,

with amendment(s) through \_\_\_\_\_ (if applicable, give dates).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>	<u>[List additional applications on separate page]:</u>	<u>Priority Claimed:</u>
<u>Number:</u>	<u>Country:</u>	<u>Filed (Day/Month/Year):</u>
9821518.9	U.K.	2 October 1998

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of this application:

<u>Prior U.S. Application(s)</u>	<u>[List additional applications on separate page]:</u>
<u>Appln. Ser. Number:</u>	<u>Filed (Day/Month/Year):</u>
	<u>Status (patented, pending, abandoned):</u>

I hereby appoint WILLIAM S. FROMMER, Registration No. 25,506, and DENNIS M. SMID, Registration No. 34,930 or their duly appointed associate, my attorneys, with full power of substitution and revocation, to prosecute this application, to make alterations and amendments therein, to file continuation and divisional applications thereof, to receive the Patent, and to transact all business in the Patent and Trademark Office and in the Courts in connection therewith, and specify that all communications about the application are to be directed to the following correspondence address:

WILLIAM S. FROMMER, Esq.  
c/o FROMMER LAWRENCE & HAUG LLP  
745 Fifth Avenue  
New York, New York 10151

Direct all telephone calls to:  
(212) 588-0800  
to the attention of:  
WILLIAM S. FROMMER

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**INVENTOR(S):**

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  
Full name of sole or first inventor: James Hedley WILKINSON  
Residence: Tadley, U.K.  
Citizenship: U.K.

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  
Full name of 2nd joint inventor (if any): Stephen Charles OLDAY  
Residence: Basingstoke, U.K.  
Citizenship: U.K.

Signature: \_\_\_\_\_ Date: \_\_\_\_\_  
Full name of 3rd joint inventor (if any):  
Residence:  
Citizenship:

[Similarly list additional inventors on separate page]  
Post Office Address(es) of inventor(s):  
[if all inventors have the same post office address]

SONY UNITED KINGDOM LIMITED  
The Heights, Brooklands  
Weybridge KT13 OXW, England, United Kingdom

Note: In order to qualify for reduced fees available to Small Entities, each inventor and any other individual or entity having rights to the invention must also sign an appropriate separate "Verified Statement (Declaration) Claiming [or Supporting a Claim by Another for] Small Entity Status" form [e.g. for Independent Inventor, Small Business Concern, Nonprofit Organization, individual Non-Inventor].

Note: A post office address must be provided for each inventor.